

<b>Notice of References Cited</b>	Application/Control No. 10/711,738		Applicant(s)/Patent Under Reexamination CHEN, JEN-YING	
	Examiner Sam Dillon		Art Unit 2185	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-4,899,352	02-1990	Cucchi et al.	375/372
*	B	US-5,371,877	12-1994	Drako et al.	711/109
*	C	US-5,974,482	10-1999	Gerhart, Paul B.	710/52
*	D	US-4,056,851	11-1977	Hovagimyan et al.	710/61
*	E	US-2006/0136620	06-2006	Chou, Yu-Pin	710/058
*	F	US-5,426,756	06-1995	Shyi et al.	711/159
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Nebhrajani, Vijay A. Asynchronous FIFO Architectures (part 2). Archive.org date of 18 Nov 2003. <a href="http://www.geocities.com/deepakgeorge2000/vlsi_book/asynch_fifo2.pdf">http://www.geocities.com/deepakgeorge2000/vlsi_book/asynch_fifo2.pdf</a>
	V	Alfke, Peter. Synchronous and Asynchronous FIFO Designs. 17 Sept 1996. Xilinx Application Note. Version 2.0
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.